Skip to content
View fromabhinavkr's full-sized avatar
đź§®
Inventing
đź§®
Inventing

Block or report fromabhinavkr

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
fromabhinavkr/README.md

Abhinav K R

Welcome to my GitHub portfolio. This serves as a space for my active engineering projects, focusing on digital IC design, ASIC implementation, real-time embedded systems and many other projects I worked on.

GitHub Analytics

Professional GitHub Metrics Graph

Technical Tooling

  • HDL: Verilog
  • Software & Systems: C, C++, Python
  • EDA & Physical Design: Cadence Genus, Innovus, Virtuoso, KiCad

Pinned Loading

  1. Design-and-Implementation-of-High-Performance-and-Low-Power-RISCV-Processor Design-and-Implementation-of-High-Performance-and-Low-Power-RISCV-Processor Public

    This work presents the design and implementation of high performance and low power 32-bit RISC-V processor 4-stage pipelined for non-load and 5-stage for load operations, also extending its capabil…

    1